

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/809,421	03/26/2004	Jin Ki Kim	PAT 980-2	7842
26123	7590 . 11/28/2006	,	EXAMINER	
BORDEN LADNER GERVAIS LLP			HUR, JUNG H	
	CHANGE PLAZA STREET SUITE 1100	ART UNIT	PAPER NUMBER	
OTTAWA, ON KIP 1J9			2824	
CANADA		·	DATE MAILED: 11/28/2006	

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)				
Office Action Summary		10/809,421	KIM, JIN KI				
		Examiner	Art Unit				
		Jung (John) H. Hur	2824				
Period fo	The MAILING DATE of this communication app or Reply	ears on the cover sheet w	ith the correspondence addre	ess			
WHIC - Exte after - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR REPLY CHEVER IS LONGER, FROM THE MAILING DANSIONS of time may be available under the provisions of 37 CFR 1.13 SIX (6) MONTHS from the mailing date of this communication. period for reply is specified above, the maximum statutory period were to reply within the set or extended period for reply will, by statute, reply received by the Office later than three months after the mailing ed patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNION  36(a). In no event, however, may a control  will apply and will expire SIX (6) MON  account cause the application to become Af	CATION. reply be timely filed ITHS from the mailing date of this comm BANDONED (35 U.S.C. § 133).				
Status							
1)	Responsive to communication(s) filed on 11 Se	eptember 2006.					
	This action is <b>FINAL</b> . 2b) This action is non-final.						
3)	☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is						
, —	closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
Dispositi	on of Claims						
4) 🛛	4)⊠ Claim(s) <u>1-4 and 7-28</u> is/are pending in the application.						
	4a) Of the above claim(s) is/are withdrawn from consideration.						
	Claim(s) is/are allowed.						
	☑ Claim(s) <u>1-4 and 7-28</u> is/are rejected.						
	Claim(s) is/are objected to.						
	Claim(s) are subject to restriction and/or	r election requirement.					
	ion Papers	4					
		_					
9) The specification is objected to by the Examiner.							
10) ☐ The drawing(s) filed on 26 March 2004 is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.							
	Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
11\	Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).  11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.						
		aminer. Note the attached	d Office Action of form PTO-	152.			
Priority (	ınder 35 U.S.C. § 119						
	12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of:						
۵/۱							
	= ',',','						
	<ul> <li>2. Certified copies of the priority documents have been received in Application No.</li> <li>3. Copies of the certified copies of the priority documents have been received in this National Stage</li> </ul>						
	•		received in this National Sta	age			
* 5	application from the International Bureau (PCT Rule 17.2(a)).  * See the attached detailed Office action for a list of the certified copies not received.						
	The second of th	5. and doranida dopied not					
A44 !	44.5						
Attachmen		A) 🗖 1					
1) Motice of References Cited (PTO-892)  4) Interview Summary (PTO-413)  Paper No(s)/Mail Date							
3) 🔲 Infor	nation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) r No(s)/Mail Date		nformal Patent Application (PTO-15	52)			

### **DETAILED ACTION**

### Amendment

1. Acknowledgment is made of applicant's Amendment, filed <u>11 September 2006</u>. The changes and remarks disclosed therein have been considered.

Claims 24-28 have been added by Amendment. Therefore, claims 1-4 and 7-28 are pending in the application.

# Claim Rejections - 35 USC § 103

- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 3. Claims 1-3, 7, 8, 10, 15-17 and 24-28 are rejected under 35 U.S.C. 102(e) as being anticipated by U.S. Pat. No. 6,697,276 (Pereira et al.) in view of admitted prior art ("Admission").

Regarding claim 1, Pereira discloses a hybrid content addressable memory (CAM) array comprising: a first memory portion (each row including a number of ternary CAM cells; see column 34, lines 19-23) having a first type of content addressable memory cells (ternary CAM cells) arranged in rows and columns (as implied by 601 in Fig. 42, as a reference); a second memory portion (each row including a number of binary CAM cells; see column 34, lines 19-23) having a second type of content addressable memory cells (binary CAM cells) arranged in rows

Art Unit: 2824

and columns, the second type of content addressable memory cells being electrically coupled to the first type of content addressable memory cells (since they are part of each row), the second memory portion being operable simultaneously with the first memory portion (since they are part of each row).

Pereira does not expressly disclose that each of the first type of content addressable memory cells include search and compare stacks for coupling a matchline to a tail line if search data matches stored data, and each second type of content addressable memory cell is smaller in size than each first type of content addressable memory cell.

Admission, for example in Figs. 3-5, discloses a first type of content addressable memory cells (ternary type of Fig. 3 or 4, for example) including search and compare stacks (including 54-60) for coupling a matchline (ML) to a tail line (TL) if search data matches stored data, and a second type of content addressable memory cell (binary type of Fig. 5) that is smaller in size than the first type of content addressable memory cell (since, in the binary cell of Fig. 5, only one SRAM cell is used, as opposed to two SRAM cells in the ternary cell of Fig. 3 or 4).

Since Pereira does not disclose the specifics of the ternary and binary CAM cells, it would have been obvious at the time the invention was made to a person having ordinary skill in the art, in view of Admission, to use the ternary and binary CAM cells of Admission for the ternary and binary CAM cells of Pereira, with each second type of content addressable memory cell being smaller in size than each first type of content addressable memory cell, since such ternary and binary CAM cells were common and well known in the art as exemplary ternary and binary CAM cells (as disclosed in Admission).

Art Unit: 2824

Regarding claims 2, 3, 10, 15 and 16, the above combination further discloses that the first memory portion and the second memory portion include matchlines (associated with each row, as disclosed in Pereira, column 34, lines 19-23), each matchline of the first memory portion being coupled to the first type of content addressable memory cells (the portion of the matchline of each row for the ternary cells), and each matchline of the second memory portion being coupled to the second type of content addressable memory cells (the portion of the matchline of each row for the binary cells);

wherein the first type of content addressable memory cells include ternary content addressable memory cells and the second type of content addressable memory cells include binary content addressable memory cells (see Pereira, column 34, lines 19-23);

wherein the first type of content addressable memory cells and the second type of content addressable memory cells of a row are coupled to a logical matchline (the matchline associated with each row, as disclosed in Pereira, column 34, lines 19-23).

Regarding claims 7, 8 and 17, the above combination further discloses that the CAM cells include SRAM based CAM cells (see Admission, Figs. 3-5).

Regarding claims 24-28, the above combination further discloses

that each search and compare stack includes a compare transistor (for example, 54 in Fig. 4 of Admission) and a search transistor (56) serially connected between the matchline and the tail line (see Fig. 4), the compare transistor gate receiving the stored data (from 42) and the search transistor gate receiving the search data (SLb);

Art Unit: 2824

a second compare transistor (for example, 58 in Fig. 4 of Admission) and a second search transistor (60) serially connected between the matchline and the tail line (see Fig. 4), the second compare transistor gate receiving complementary stored data (from 42) and the second search transistor gate receiving complementary search data (SL);

that the stored data includes a first data bit (that of 42 in Fig. 3 or 4 of Admission) and a second data bit (that of 44), the search data includes a first search bit (SLb) and a second search bit (SL);

that the search and compare stack includes a first compare transistor (54 in Fig. 3 of Admission) and a first search transistor (56) serially connected between the matchline and the tail line (see Fig. 3), and a second compare transistor (58) and a second search transistor (60) serially connected between the matchline and the tail line (see Fig. 3), the first compare transistor gate receiving the first data bit (from 42), the second compare transistor gate receiving the second data bit (from 44), the first search transistor gate receiving the first search bit (SLb), and the second search transistor gate receiving the second search bit (SL);

that the search and compare stack includes a first compare transistor (54 in Fig. 4 of Admission), a first search transistor (56), and a mask transistor (72) serially connected between the matchline and the tail line (see Fig. 4), and a second compare transistor (58), a second search transistor (60), and the mask transistor (72) serially connected between the matchline and the tail line (see Fig. 4), the first compare transistor gate receiving the first data bit (from 42), the second compare transistor gate receiving a complement of the first data bit (from 42), the first search transistor gate receiving the first search bit (SLb), the second search transistor gate receiving the second data bit (from 44).

Art Unit: 2824

4. Claims 4, 9, 14 and 21-23 are rejected under 35 U.S.C. 103(a) as being unpatentable over U.S. Pat. No. 6,697,276 (Pereira et al.) in view of admitted prior art ("Admission") as applied to claims 1-3 above, and further in view of Voelkel (U.S. Pat. No. 6,108,227).

Regarding claims 4, 14, 21 and 22, the Pereira/Admission combination discloses a hybrid content addressable memory (CAM) array of claims 1-3, with the exception of the matchlines of the first memory portion and the matchlines of the second memory portion are interleaved with each other, or the first type of CAM cells and the second type of CAM cells of a column are coupled to common searchlines.

Voelkel discloses an arrangement for a hybrid CAM wherein a first type of CAM cells and a second type of CAM cells of a column are coupled to common searchlines, or the matchlines of the first memory portion and the matchlines of the second memory portion are interleaved with each other (see for example column 7, lines 5-23 in which the ternary and binary types are arranged on a row-by-row basis, resulting in common searchlines and interleaved matchlines).

Since the above teaching of Voelkel implies a desirability of having different CAM cell types on a row-by-row basis, it would have been obvious at the time the invention was made to a person having ordinary skill in the art to modify the memory of the Pereira/Admission combination, such that different rows (or different blocks of rows) have different cell types (depending on the match pattern), resulting in first and second types of cells in a column having common searchlines and interleaved matchlines, since the desirability of such arrangement of different CAM cell types were common and well known in the art (as exemplified in Voelkel).

Art Unit: 2824

Regarding claim 23, the above Pereira/Admission/Voelkel combination further discloses that the CAM cells include SRAM based CAM cells (see Admission, Figs. 3-5).

Regarding claim 9, the above Pereira/Admission combination does not disclose that at least one of the first and the second type of CAM cells include configurable ternary-binary CAM cells. Voelkel discloses configurable ternary-binary CAM cells (Fig. 2, with arrangements in which one or more columns can be switched between modes, or a switching capability can be performed for portions of an array; see column 7, lines 5-15). It would have been obvious at the time the invention was made to a person having ordinary skill in the art to have at least one of the first and the second type of CAM cells of the Pereira/Admission combination include configurable ternary-binary CAM cells (such as that of Voelkel), for the purpose of increasing the configuration flexibility without increasing the overall CAM size (see for example Voelkel column 4, lines 21-33).

5. Claims 11-13 and 18-20 are rejected under 35 U.S.C. 103(a) as being unpatentable over U.S. Pat. No. 6,697,276 (Pereira et al.) in view of admitted prior art ("Admission") as applied to claims 10 and 15 above, and further in view of Pereira (U.S. Pat. No. 6,191,970).

The above combination of Pereira '276 and Admission discloses a hybrid content addressable memory (CAM) array as in claims 10 and 15 above, with the exception of the logical matchline including a first matchline segment and a second matchline segment (or at least two

Art Unit: 2824

matchline segments), wherein the first type of CAM cells are coupled to the first matchline segment and the second type of CAM cells are coupled to the second matchline segment.

Pereira '970, for example in Fig. 4, discloses a logical matchline (including ML\_row) including a first matchline segment (ML\_a) and a second matchline segment (ML\_b) for a row of CAM cells (CAM CELLs in Fig. 4).

It would have been obvious at the time the invention was made to a person having ordinary skill in the art to segment the CAM cells and therefore the row matchline of Pereira '276 into at least two segments, as in Pereira '970, such that, as a reasonable arrangement, the ternary portion would be coupled to a first matchline segment and the binary portion would be coupled to a second matchline segment, for the purpose of reducing power consumption associated with precharging matchlines during compare operations (see for example Pereira '970, column 1, line 65 through column 2, line 2).

## Response to Arguments

6. Applicant's arguments with respect to claims 1, 15 and 21 have been considered but are moot in view of the new ground(s) of rejection, necessitated by Amendment.

### **Conclusion**

7. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

Art Unit: 2824

Page 9

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

8. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jung (John) H. Hur whose telephone number is (571) 272-1870. The examiner can normally be reached on M-F 6:30 AM - 3:00 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Richard Elms can be reached on (571) 272-1869. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2824

Page 10

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

jhh

Jung (John) H. Hur **Primary Examiner** Art Unit 2824

by the the 11/25/06